

The control bus is used by the controller to send control signals to different parts of the computer.

The address bus - When data is saved or loaded from memory, the address at which it is to be stored or loaded from must be sent. The storage address of data always travels along an address bus.

The data bus - Data will then need to be moved between several parts of a computer. The path along which data travels is called a data bus.

See the animation in the resource folder:

To develop knowledge by

explaining what buses are in computer systems

1.2.b Components of the CPU.swf

Task 1 – Draw the diagram – 5 minutes



Components of the CPU: controller, arithmetic and logic unit (ALU), internal memory, registers, buses

Fetch-decode-execute cycle

Watch the video on the Fetch –decode - Execute cycle <u>https://www.bbc.co.uk/bitesize/guides/zhppfcw/revision/4</u>

There are **three** steps to processing instructions given by a currently running program:

Fetch-decode-execute cycle

This is the process the processor follows to retrieve instructions from memory It decodes what to do and then carries out the actions. To secure understanding

by identifying the key concepts in the F-D-E cycle



https://www.futurelearn.com/courses/how-computers-work/0/steps/49284

WJEC Definitions

There are **three** steps to processing instructions given by a currently running program:

Fetch:

The fetch cycle takes the address required from memory, stores it in the instruction register, and moves the **program counter** on one so that it points at the next instruction.

Simple version

FETCH: Control Unit <u>*fetches*</u> instructions from main memory (RAM) and **stores it temporarily in the registers**

Decode:

The control unit checks the instruction in the instruction register. The instruction is decoded to determine the action that needs to be carried out. *To secure understanding*

To secure understanding by identifying the key concepts in the F-D-E cycle

Execute:

The actual actions that happen during the execution cycle depend on the instruction itself.

Task 2

1. Copy the Fetch – execute cycle diagram.

2. Use WJEC info and the link to explain each step of the Fetch-decode-execute cycle

<u>http://www.teach-</u> <u>ict.com/gcse_computing/ocr/212_computing_hardware/cpu/</u> <u>miniweb/pg3.php</u>



Registers used

To achieve excellence by identifying the roles that different registers play in the F-D-E cycle

To secure understanding by identifying the key concepts in the F-D-E cycle

Program Counter (PC) – a counter that keeps track of the memory address of which instruction is to be executed next.

The program counter increments (adds 1 on) each time the cycle runs ${}^{\bullet}$ U

Accumulator – a small holding area in the ALU which temporarily holds the result of the Instruction

Memory Address Register (MAR) – the address in ma

being read or written. The memory address stored in the PC is transferred to the MAR

Memory Data Register (MDR) holds the contents/data found at the address held in the wink when being transferred from memory to CPU (and vice versa)

Current Instruction register (CIR) – Stores the instruction that has just been fetched from memory which is currently being executed.

Instructions





Registers used

To achieve excellence by identifying the roles that different registers play in the F-D-E cycle



Using registers for top marks

- 1. The **memory** address held in the program counter (PC) is copied into the memory address register (MAR).
- 2. The address in the program counter is incremented (increased) by one. The program counter now holds the address of the next **instruction** to be **fetched**.
- 3. The processor sends a signal along the address **bus** to the memory address held in the MAR.
- 4. The instruction or **data** held in that memory address is sent along the data bus to the memory data register (MDR).
- 5. The instruction or data held in the MDR is copied into the current instruction register (CIR).
- 6. The instruction or data held in the CIR is **decoded by the controller** and then **executed**. Results of processing are stored in the **accumulator (ACC)**.
- 7. The cycle returns to step one.

https://www.101computing.net/LMC/ - to show step by step FDE cycle

To achieve excellence by

identifying the roles that different registers play in the F-D-E cycle



Registers Task

1. Glue in the register sheet and complete the descriptions for each register



Think it Research the how data moves between the following hardware during the Fetch-Decode-Execute cycle CPU - Hard disk - RAM